Abstract-A discrete-time analog echo canceller is described that reduces the echo in the front end of Gigabit Ethernet twisted-pair interfaces. Echo cancellation in the analog domain by means of four taps reduces the complexity of the digital echo canceller and crosstalk cancellers. Designed in a 0.4-m CMOS technology, the circuit employs an LMS algorithm to adapt to the cable length and impedance discontinuities, providing an echo suppression of 10 dB. The design operates at 125 MHz while consuming 43 mW from a 3-V supply.
I. INTRODUCTION

G
IGABIT Ethernet on copper cable is a fast evolving technology enabling 1 Gb/s full-duplex data communication over the existing UTP CAT-5 twisted-pair cables. As depicted in Fig. 1 , four pairs of twisted-pair cables and eight transceivers (four at each end) with 250 Mb/s data rate offer 1-Gb/s data communication. Five-level pulse amplitude modulation (PAM-5) reduces the baud rate to 125 MHz.
In full-duplex communication, a hybrid is typically used to isolate the receiver from the transmitted signal. However, cable and connector impedance variation still results in substantial leakage of the large transmitted signal, thereby creating near-end echo. Also, impedance discontinuities along and at the end of the cable produce far-end echo. In addition, the near-end crosstalk (NEXT) between the four cables is significant.
The full digital solution, suggested by the IEEE 802.3ab task force [1] , requires at least a 7-bit analog-to-digital converter (ADC) to quantize the attenuated signal as well as the echo and the crosstalk. (In practice, a resolution of 8 bits may be necessary to ensure enough design margin.) Moreover, this solution employs four very long digital adaptive finite-impulse-response (FIR) filters, including one echo canceller and three near-endcrosstalk cancellers, in each transceiver.
This paper proposes a mixed-signal echo canceller to partially cancel the echo in the analog front end, relaxing the complexity in the digital domain. Using a least-mean-squared (LMS) algorithm, the circuit adapts the four taps of a discrete-time analog FIR filter at the startup, thus cancelling the four largest echo signals between two transceivers. Fabricated in a 0.4-m digital CMOS technology, the circuit reduces the echo power by The authors are with the Electrical Engineering Department, University of California, Los Angeles, CA 90095 USA (e-mail: razavi@ee.ucla.edu).
Publisher Item Identifier S 0018-9200(01)01471-8. 10 dB at 125 MHz while consuming 43 mW from a 3-V power supply. The next section of the paper provides the background for this work, addressing general design considerations. Section III presents the echo canceller architecture and Section IV describes the design of the building blocks. Section IV summarizes the experimental results.
II. DESIGN CONSIDERATIONS
The simultaneous transmission and reception of signals in Gigabit Ethernet requires a hybrid circuit with tightly-controlled parameters. As shown in Fig. 2 , a hybrid transformer consists of six windings heavily coupled to one another. The transmitted signal is coupled to and and the received signal is picked up from and . If and the windings match perfectly, then and couple the same amount of the transmitted signal to and but with opposite polarity. As a result, picks up only the received component from . In practice, mismatches within the hybrid transformer and impedance discontinuities at various points in the transmission medium result in substantial near-end and far-end echo. The echo is quantified by applying an impulse to the transmit port of the hybrid and measuring the response at the receive port. The task of echo cancellation consists of generating another component that, when added to the received signal, cancels the echo. 3 shows a generic Gigabit Ethernet system. The 250-Mb/s binary data stream is first converted to a 125-Mbaud five-level signal. The result is then applied to a partial-response filter that adds 25% of the previous symbol to 75% of the present symbol, thereby reducing the electromagnetic radiation by the twisted pair. Subsequently, a digital-to-analog converter (DAC) drives the hybrid and the cable. In the receive path, an analog interface (e.g., a variable-gain amplifier) couples the signal to the ADC, and the result undergoes digital processing. In this work, an analog echo canceller is designed that partially suppresses the echo before digitization. Fig. 4 (a) illustrates a typical impulse response. While the response contains only a few large reflections, digital echo cancellers commonly require a long FIR filter because the position of the reflections along the cable is not known.
The echo canceller reported here incorporates a "significant echo locator" to identify the temporal location of the four largest reflections in Fig. 4(a) . The circuit then applies a sign-sign LMS algorithm [2] to generate an emulated echo and subtracts it from the signal-echo combination, producing a net response as shown in Fig. 4(b) .
System simulations indicate that a four-tap canceller reduces the echo by 10-15 dB. Since the near-end crosstalk from other three cables is only 16 dB below the uncorrected echo [1] , greater echo cancellation in the analog domain does not improve the performance any more.
System simulations also suggest that the echo canceller reported here can reduce the complexity of the digital echo canceller and crosstalk cancellers. Employing a few more taps, the mixed-signal canceller can even relax the resolution of the ADC and hence the digital processing by one bit. Fig. 5 shows the detailed architecture of the echo canceller. The transmitter consists of a 64 1 b first-in-first-out (FIFO) register and a DAC, which drives the network -and the transformer. The receiver employs a differential voltage-to-current converter (VIC ), and the calibration circuit comprises a reflection locator circuit, an LMS machine, and an analog FIR filter. The voltages at nodes and are scaled replicas of the transmitted signal and the transmitted+received signal, respectively. Thus, in the absence of impedance variations and discontinuities, the output of VIC contains only the received signal.
III. ECHO CANCELLER ARCHITECTURE
The system operates as follows. At the startup, the transmitter applies a unit step (rather than an impulse) to the hybrid and the cable, generating the uncorrected echo at nodes and (and at the output of VIC ). The reflection locator circuit then differentiates the result by means of a switched-capacitor circuit, obtaining the impulse response. If the response exhibits an amplitude greater than , the address of the corresponding tap in the FIFO register is stored for actual operation. The value of can be roughly estimated by the following equation:
Gain of Differentiator (1) where V, is the reflection coefficient (less than 15% according to maximum impedance mismatch tolerance), and the gain of the differentiator is around unity. Based on this estimation as well as simulation results, can be set in the vicinity of 50 to 100 mV.
This test is repeated 64 times, identifying four significant taps. Testing the first 64 possible significant echo reflection points can cover the 100-m cable length. For any reflections beyond this distance, the echo becomes less important because of the cable's attenuation. (If the tap locator circuit identifies fewer than four significant taps, the rest of the significant tap addresses are set to the first few taps because their corresponding reflections experience less attenuation.)
Next, the analog FIR filter is adapted so as to emulate the echo. Driven by the four significant taps, the filter produces a current output that is subtracted from the output of VIC and compared to zero. Based on the result, the LMS machine updates the multiplier coefficients -in the FIR filter, forcing the echo residue to small values. Each multiplier is in fact realized as a DAC whose reference is modulated by the data bits provided by the selection logic. The analog signal path is fully differential in both transmit and receive paths.
The conventional LMS algorithm [2] is based on the following equation: (2) stating that each coefficient is incremented by the product of the error, the data, and the factor . This adaptation scheme demands analog multipliers to update coefficients, making the implementation difficult. The sign-sign LMS algorithm, on the other hand, requires only the sign of the error and the sign of data for adaptation [2] :
The LMS machine therefore incorporates up/down counters to store the coefficients of the analog multiplier. The counters count up or down according to the product of the error sign, sgn(err), and the data sign, sgn(data).
The performance of the architecture was first analyzed by a behavioral model written in C, including the characteristics of the cable and the sources of echo and crosstalk. Three critical parameters were determined by this analysis. 
A. Minimum Number of Taps
With sufficiently high precision in the FIR filter coefficients, the echo cancellation becomes proportional to the number of the taps. The simplicity of the sign-sign LMS algorithm further encourages increasing the number of the taps at little cost.
However, the upper bound of the number of the taps is determined by the power dissipation of the analog filter and the adjacent channel crosstalk. In this design, the echo is suppressed in the analog domain to become comparable to the crosstalk. Fig. 6 plots the residual echo as a function of the number of the taps in the filter, indicating that four taps can provide about 14 dB of echo cancellation.
B. Coefficient Accuracy Requirements
The weights associated with the taps in the echo canceller are stored in digital format. To represent the quantization error due to the finite precision of the coefficients in the FIR filter, it can be assumed that echo coefficient has infinite precision but adds some quantization noise. The quantization noise in turn limits the extent to which the echo can be suppressed. Since the required precision of the coefficients determines the resolution of the DACs in Fig. 5 , it is important to quantify the tradeoffs between complexity, power dissipation, and the residual echo.
For a given number of taps, the following equation describes the overall noise power (including quantization noise and residual echo): (4) where can be obtained by simulations. The quantity is the quantization error resulting from the finite precision of the coefficients and can be obtained by the following derivation: (5) where is the power of the input sequence, is the power of the impulse response of the significant echo, and is the power of the quantized impulse response of the significant echo. The power of the quantized error in the coefficient is equal to in decibels, where denotes the precision of the coefficients. Therefore (6) The required value of is first estimated by (6) and then determined by simulations. The loop gain is reduced by using more accurate coefficient bits and results in better echo reduction. However, for high values of , the echo reduction is limited by the number of the taps in the FIR filter. Fig. 7 plots the echo suppression as a function of the resolution of the multiplier coefficients (with four taps in the filter), suggesting negligible improvement for resolutions greater than nine bits.
Though the digital implementation indicates that a 7-8-bit ADC is sufficient for the signal path, a higher resolution is required for the coefficient path because the mixed-signal echo canceller must adapt in the presence of the echo residue and near-end crosstalk. In fact, the sign-sign LMS algorithm fails to adapt correctly if the coefficient resolution is inadequate. Therefore, we have chosen ten bits (one bit for sign).
C. Maximum Tolerable DAC Nonlinearity
The integral nonlinearity (INL) of the DACs in Fig. 5 impacts the accuracy of the emulated echo, thereby limiting the echo cancellation. In other words, when the LMS machine updates the digital values of , the corresponding analog values suffer from the DAC INL, producing an emulated echo different from the ideal value. Fortunately, so long as the DAC remains monotonic, the LMS machine continues to update the coefficients to reach the optimum point. The tradeoffs between speed, power dissipation, and linearity of DACs make it necessary to quantify the effect of the DAC INL on the residual echo. Fig. 8 plots the simulated echo cancellation as a function of the DAC nonlinearity (modeled by a third-order polynomial). Here, four taps and a DAC resolution of 10 bits are assumed. These results suggest that a linearity of about 7 or 8 bits proves adequate, greatly simplifying the design of the DACs. Fig. 9 , the tap locator consists of a discrete-time differentiator and peripheral logic. The circuit samples the received data from the cable and produces the impulse response. A threshold detector determines if the impulse response exceeds the threshold, and if the signal indeed falls outside the window, the tap location corresponding to the large reflection is recorded for adaptation and actual operation.
IV. BUILDING BLOCKS
A. Tap Locator
Shown in
The addresses of the significant taps are recorded as follows. The 6-bit binary counter is turned on when the circuit is initiated while the tap locator circuit samples the uncorrected echo signal. When the threshold detector in the tap locator produces an enable pulse, the register file copies the content of the counter into the register.
The outputs of the register file are used to control the 64-4 MUX to allow the data bits corresponding to the significant reflections to be applied to the mixed-signal FIR filter.
Note that the actual transmitted data need not pass through the FIFO register to drive the transmitter. Thus, the echo canceller introduces no latency in the transmit path.
B. Differentiator
The discrete-time differentiator used in the reflection locator of Fig. 9 must sample the data at 125 Mb/s and subtract it from the previous data. Fig. 10 depicts a compact high-speed realization of this function that requires only two clock phases. In the sampling phase [ Fig. 10(a)] , and are reset while storing on their input capacitors. At the same time, the discharged capacitor samples the previous data stored on (while dividing the amplitude by a factor of two). In the evaluation phase [ Fig. 10(b) ], holds the sampled data, charging , while subtracts the sampled data from the value stored on . Note that the virtual ground at the input of forces the voltage across to zero, thereby preparing it for charge sharing with in the next phase. In addition to speed, the linearity of the circuit is also important. In particular, the charge sharing between and in the sampling mode is susceptible to the junction capacitance nonlinearity of MOS switches, but differential operation and proper sizing of transistors minimize this effect. Each op amp is implemented by a folded-cascode topology for the reset operation. The capacitors are realized as metal-metal sandwiches. Note that the differentiator is turned off after the significant reflections are identified, saving power dissipation.
C. Analog Multiplier
System simulations indicate that the multiplier coefficients in the mixed-signal FIR filter must have a resolution of ten bits so as to maintain the LMS loop stability and achieve acceptable echo suppression. It is also ascertained that the nonlinearity in the coefficients need not be less than 0.8% (approximately seven bits). Thus, the DACs performing the multiplication must provide 1024 monotonic steps with moderate INL. Since the FIR filter incorporates four such DACs, their complexity and power dissipation must be minimized while allowing operation at 125 MHz. Fig. 11 illustrates the DAC architecture, which consists of a coarse section driven by the five MSBs and a fine section driven by the five LSBs. Each section selects a tap voltage produced by a resistor ladder and converts the voltage to a current. The actual implementation is fully differential. Note that the output must be in the current domain to allow addition to the output of other DACs and eventually the output of VIC in Fig. 5 .
An important consideration in this DAC architecture is the required matching between the coarse and fine sections. Interestingly, the matching need not be at the 10-bit level to guarantee monotonicity. The mismatch between the input-referred offset voltages of the two converters simply appears as an offset in the overall DAC characteristic. Furthermore, the gain error mismatch must be only small enough to ensure that the full-scale current of the fine converter is one (fine) LSB less than one (coarse) LSB of the coarse converter. This requirement can be expressed as (7) where denotes the gain error mismatch. Thus, . Such degree of matching is obtained by careful layout and proper choice of device dimensions.
The role of each DAC in Fig. 11 is to multiply the 1-bit signal generated by the selection logic by the 10-bit coefficients . This operation is performed in the DAC by swapping the outputs of each differential ladder according to the 1-bit signal. Fig. 12 illustrates the actual implementation with differential ladders.
D. and Converters
The converters in Fig. 13 must exhibit sufficient linearity with input differential swings of about 2 V. Due to the lack of high-quality resistors in the CMOS technology used here, simple resistive degeneration is not feasible. Thus, as depicted in Fig. 13 , the topology proposed in [3] is utilized. The choice guarantees sufficient linearity for the LMS algorithm.
The currents produced by the four DACs and VIC in Fig. 13 must be added and converted to voltage. As shown in Fig. 13 , the addition is performed at the sources of a differential common-gate stage to minimize the resulting time constant. The conversion is then carried out by means of diode-connected devices with a small amount of positive feedback. Interestingly, this type of load partially cancels the nonlinearity of the converter, thus yielding a higher linearity. It also produces a greater load impedance than simple diode-connected devices, thereby increasing the voltage gain, requiring a smaller input swing for a given output swing, and hence improving the linearity.
Simulations indicate that the combination of and converters introduces a nonlinearity of about 40 dB in the signal.
E. LMS Machine
This design uses a sign-sign LMS machine. Shown in Fig. 14 , the algorithm is based on (3). Since the updated value is given by the product of the signs of the input and the error, the circuit implementation can be reduced to an analog comparator and a few XOR gates.
With a given set of coefficients, the emulated echo is first subtracted from the echo generated by the cable. The polarity of the difference is then detected by a comparator and multiplied by the sign of the input data, thus producing the new value of the coefficients. The factor m determines the convergence time and the residual echo. The factor is equal to 1 LSB of the DAC in this design.
F. Comparator
The echo canceller of Fig. 5 incorporates three comparators, one for comparing the emulated echo with the cable echo and the other two in the significant reflection locator. The offset of the first comparator is critical because it may raise the echo floor. Depicted in Fig. 15 , the comparator topology is based on that in [4] . The device dimensions are chosen to yield an input-referred offset of about 5 mV according to [5] , roughly 16 dB below the cancelled echo floor. (Since the comparator has 4 ns to reset in every cycle, it incurs negligible hysteresis.)
V. EXPERIMENTAL RESULTS
The echo canceller has been fabricated in a digital 0.4-m CMOS technology. The circuit is tested from a 3-V power supply with differential input swings of 2 and a sampling rate of 125 MHz. Shown in Fig. 16 , the die has an active area of about 1 mm 1 mm.
The test setup is shown in Fig. 17 . A Tektronix arbitrary waveform generator, AWG 2020, applies a random sequence to the prototype. An on-chip transmitter drives the twisted pair and generates echo through a hybrid. A CAT-5 cable with intentional impedance mismatches is placed between the hybrid and a far-end load.
The training proceeds in two phases. In phase I, a step is applied and the tap locator circuit calculates the impulse response, identifying the four significant taps. This phase takes 64 symbols, i.e., 512 ns. In phase II, random data is applied and the LMS machine adapts the FIR coefficients to minimize the residual echo. After phase II, the circuit is ready for full-duplex data communication.
In Fig. 18 , the echo before and after cancellation is shown. Test results show a 10-dB reduction in the power of the echo. This reduction is taken from the average power rather than the instantaneous power. (A similar improvement would be attained by roughly 50 taps in digital echo/crosstalk cancellers.) Note that a few significant reflections are left after cancellation, indicating that more taps are required. Fig. 19 depicts the convergence behavior of the LMS loop. The worst convergence time is approximately 10 s-about 1000 symbol periods. Table I summarizes the overall performance of the prototype. The power consumption is 43 mW from a 3-V supply during actual data communication. 
VI. CONCLUSION
A four-tap 125-MHz CMOS mixed-signal echo canceller has been designed that incorporates a significant-tap locator circuit and mixed-signal adaptive FIR filter. The circuit partially cancels echo in the analog domain to reduce the complexity in the digital domain. A mixed-signal FIR filter with LMS adaptation is introduced that achieves high-speed high-coefficient resolution and low power dissipation. A discrete-time compact differentiator operating at 125 MHz is also presented that requires only two clock phases. A coarse+fine DAC architecture provides high speed with 10-bit resolution and low power dissipation. The performance is comparable with that of all-digital implementations [6] .
